



## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/757,452	01/15/2004	Satoshi Inoue	040840.01	4090
25944	7590 06/03/2004		EXAMINER	
OLIFF & BERRIDGE, PLC			PRENTY, MARK V	
P.O. BOX 19				
ALEXANDI	RÍA, VA 22320		ART UNIT	PAPER NUMBER
			2822	
			DATE MAILED: 06/03/2004	4

Please find below and/or attached an Office communication concerning this application or proceeding.

M	

	Application No.	Applicant(s)	
	10/757,452	INOUE ET AL.	
Office Action Summary	Examiner	Art Unit	<del></del>
	MARK V PRENTY	2822	
Th MAILING DATE of this communication appe	ears on the cover sheet w	ith the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.130 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply of Into period for reply specified above, the maximum statutory period with Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	6(a). In no event, however, may a within the statutory minimum of thi Il apply and will expire SIX (6) MOI cause the application to become A	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communic BANDONED (35 U.S.C. § 133).	cation.
Status			
1)⊠ Responsive to communication(s) filed on 15 Jai	nuary 2004		
	action is non-final.		
3) Since this application is in condition for allowance		ters, prosecution as to the ment	ts is
closed in accordance with the practice under Ex	· · · · · · · · · · · · · · · · · · ·	-	
Disposition of Claims			
4) ☐ Claim(s) 1-7 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-7 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or  Application Papers	election requirement.		
9) The specification is objected to by the Examiner.			
10)☐ The drawing(s) filed on is/are: a)☐ acce			
Applicant may not request that any objection to the di Replacement drawing sheet(s) including the correction			047.0
11) The oath or declaration is objected to by the Exa	·	· · ·	` '
Priority under 35 U.S.C. § 119			
<ul> <li>12) Acknowledgment is made of a claim for foreign p</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents</li> <li>2. Certified copies of the priority documents</li> <li>3. Copies of the certified copies of the priority application from the International Bureau</li> <li>* See the attached detailed Office action for a list of</li> </ul>	have been received. have been received in A y documents have been (PCT Rule 17.2(a)).	pplication No. <u>09/077,207</u> . received in this National Stage	
Attachment(s)	· ·		
1) Unotice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) ∐ Interview S Paper Nots	lummary (PTO-413) s)/Mail Date	
Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>January 15, 2004</u> .		nformal Patent Application (PTO-152)	

Art Unit: 2822

This Office Action is in response to the papers filed on January 15, 2004.

As a preliminary matter, a request for an interview will be granted if the interview is held <u>before</u> the applicant files a response.

Claims 2-4 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Independent claim 1, upon which claims 2-4 depend, recites: "an extension of the gate electrode extending outwardly above the channel region."

Dependent claim 2 is indefinite in reciting that the extension extends from both ends of the gate electrode, because such is inconsistent with independent claim 1's requirement that the extension extends outwardly above the channel region (although Fig. 1 illustrates a gate extension 151 extending from both ends of gate electrode 15, gate extension 151 is not above channel region 17<sup>2</sup>).

Dependent claim 3 is indefinite in reciting that the extension extends from at least one end of the gate electrode, because such is inconsistent with independent claim 1's requirement that the extension extends outwardly above the channel region (although Fig. 5 illustrates a gate extension 151 extending from at least one end of gate electrode 15, gate extension 151 is not above channel region 17<sup>3</sup>).

<sup>&</sup>lt;sup>1</sup> Fig. 2 illustrates extension(s) 152 of the gate electrode 15 extending outwardly above the channel region 17.

<sup>&</sup>lt;sup>2</sup> See Miyamoto et al. (United States Patent 6,064,090, cited in the Information Disclosure Statement filed on January 15, 2004) at Figs. 2-3.

<sup>&</sup>lt;sup>3</sup> See Miyamoto et al. (United States Patent 6,064,090, cited in the Information Disclosure Statement filed on January 15, 2004) at Figs. 2-3.

Art Unit: 2822

Claim 4 depends on claim 3 and is thus similarly indefinite.

Claims 1-3 and 5, at least insofar as understood, are rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne et al. (United States Statutory Invention Registration H1435 - hereafter Cherne – cited in the Information Disclosure Statement filed on January 15, 2004) together with Hisamoto et al. (United States Patent 5,115,289 - hereafter Hisamoto – cited in the Information Disclosure Statement filed on January 15, 2004).

With respect to independent claim 1, Cherne discloses a thin film transistor including a plurality of component parts (see the entire reference, including the Figs. 11-12 disclosure), comprising: a channel region; a gate electrode opposed to the channel region; a gate insulating film provided between the channel region and the gate electrode; a source-drain region connected to said channel region; a source-drain wiring layer electrically connected to said source-drain region; and an extension of the gate electrode extending outwardly above the channel region.

The difference between claim 1 and Cherne is claim 1 also comprises a gate wiring layer electrically connected to the gate electrode (Cherne does not explicitly disclose a gate wiring layer electrically connected to its gate electrode).

Hisamoto teaches that a transistor's gate electrode is conventionally electrically connected to a gate wiring layer (see Hisamoto's Fig. 18a disclosure, for example, and note contact hole 510).

Art Unit: 2822 :

It would have been obvious to one skilled in this art to provide Cherne's transistor with a gate wiring layer electrically connected to the gate electrode, because Hisamoto teaches that a transistor's gate electrode is conventionally electrically connected to a gate wiring layer.

Claim 1 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto.

With respect to dependent claim 2, Cherne's gate extension extends from both ends of the gate electrode along a channel length direction (see Fig. 12).

Claim 2, at least insofar as understood, is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto.

With respect to dependent claim 3, Cherne's gate extension extends from at least one end of the gate electrode along a channel length direction (see Figs. 11-12).

Claim 3, at least insofar as understood, is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto.

With respect to dependent claim 5, Cherne teaches that thin film transistors are used in CMOS architectures (see the Background of the Invention) and Hisamoto teaches that an inverter circuit is one such CMOS architecture (see Hisamoto's Figs. 18a-18b disclosure).

It would have been obvious to one skilled in this art to use the obvious Cherne/Hisamoto thin film transistors in a CMOS inverter circuit because Cherne

Art Unit: 2822

teaches that thin film transistors are used in CMOS architectures and Hisamoto teaches that an inverter circuit is one such CMOS architecture.

Claim 5 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto.

Claims 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cherne et al. (United States Statutory Invention Registration H1435 - hereafter Cherne – cited in the Information Disclosure Statement filed on January 15, 2004) together with Hisamoto et al. (United States Patent 5,115,289 - hereafter Hisamoto – cited in the Information Disclosure Statement filed on January 15, 2004) and Yamazaki et al. (United States Patent 5,959,313 – hereafter Yamazaki – cited in the Information Disclosure Statement filed on January 15, 2004).

Claims 6 and 7 depend on independent claim 1. The explanation of the above rejection of independent claim 1 under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto is hereby incorporated by reference into this rejection of dependent claims 6 and 7 under 35 U.S.C. 103(a) as being unpatentable over Cherne together with Hisamoto and Yamazaki.

The difference, therefore, between claims 6 and 7 and the obvious Cherne/Hisamoto device is claim 6 recites a display device comprising a driving circuit including a thin film transistor according to claim 1 and claim 7 recites an electronic apparatus comprising a display device as defined in claim 6.

Art Unit: 2822

Page 6

Yamazaki teaches using thin film transistors in a display device's driving circuit

and using that display device in an electronic apparatus (see Yamazaki's Fig. 6

disclosure).

It would have been further obvious to one skilled in this art to use the obvious

Cherne/Hisamoto thin film transistor in a display device's driving circuit and to use that

display device in an electronic apparatus, because Yamazaki teaches using thin film

transistors in a display device's driving circuit and using that display device in an

electronic apparatus.

Claims 6 and 7 are thus rejected under 35 U.S.C. 103(a) as being unpatentable

over Cherne together with Hisamoto and Yamazaki.

Again, a request for an interview will be granted if the interview is held before the

applicant files a response.

Registered practitioners can telephone the examiner at (571) 272-1843. Any

voicemail message left for the examiner must include the name and registration number

of the registered practitioner calling, and the Application/Control (Serial) Number.

Technology Center 2800's general telephone number is (571) 272-2800.

Primary Examiner /